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Hardware implementationThis paper proposes an edge-map generation technique for pupil detection in near infrared (NIR) images
and its hardware implementation. The proposed edge-map generation technique is based on generating
two different edge-maps of same eye image using Gaussian filtering, image binarization and Sobel edge
detection operations and then combining them to a single edge-map using intersection operation on bin-
ary images. This technique reduces the false edges drastically in the edge-map of eye image, which is
desirable for accurate and fast pupil detection. Field programmable logic array (FPGA) based hardware
implementation of the proposed technique is presented, which can be used in iris localization system
on FPGA based platforms for iris recognition application. The proposed edge-map generation hardware
is a parallel-pipelined implementation.
 2016 Karabuk University. Publishing services by Elsevier B.V. This is an open access article under the CC
BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction used to implement the image processing tasks to meet real timeIris localization is a prime and first stage in an iris recognition
algorithm, which involves detection of iris boundaries. The iris
localization is followed by stages of iris normalization, feature
extraction and iris-template matching, but the iris localization is
most time consuming stage in an iris recognition system with
finite (limited) database size [1,2]. The development of low cost
and small size embedded systems for iris recognition is a current
topic of research, where use of low speed and low power central
processing units (CPUs) is preferred [3,4]. The dedicated hardware
for iris localization task is very useful for such embedded iris
recognition systems to achieve the real-time performance, because
iris localization is a time consuming task as mentioned before.
Field programmable gate array (FPGA) is a suitable technology
for realizing embedded iris recognition system as today’s FPGA
consists CPU core(s) for executing sequential operations and con-
figurable logic for dedicated hardware implementation. Iris local-
ization involves image processing and FPGAs are extensivelyconstraints.
The iris images captured under near infrared (NIR) illumina-
tions are preferred over visible wavelength (VW) images for iris
recognition application, because the irises in the NIR images reveal
rich and complex patterns [5]. The iris localization in NIR images is
a two-step process: (1) pupil detection in the input eye image; and
(2) detection of outer (limbic) boundary of iris (Fig. 1). The pupil
detection is performed prior to limbic boundary detection in case
of NIR images [6,7], because the pupil is well-highlighted dark
region in these images and its boundary has higher contrast with
surroundings as compared to limbic boundary. The commonly
used and accurate methods for pupil detection in NIR images are
based on edge-map generation followed by circular Hough trans-
form (CHT), whereas the limbic boundary can be detected by find-
ing maximum gray difference in the image regions on left and right
sides of the pupil and between the upper and lower eyelids [8].
The pupil detection is an important step in iris localization for
NIR images, because of two reasons:
The pupil detection consumes most of the time in iris localiza-
tion, because the entire eye image is processed in the pupil detec-
tion, whereas a small sub-image around the pupil is processed for
the limbic boundary detection [7,9].
If the pupil were wrongly detected, the limbic boundary would
also be, as the limbic boundary detection methods use the pupil
circle parameters as inputs [7–10].
Fig. 1 shows that the pupil detection is carried out by first gen-
erating the edge-map of the eye image and then finding center andimages,
Fig. 1. Iris localization in NIR images.
2 V. Kumar et al. / Engineering Science and Technology, an International Journal xxx (2016) xxx–xxxradius of pupil in this edge-map using CHT. The accuracy and speed
of CHT for finding pupil center and radius depends on the false
edges (the edges other than pupil contour) that the edge-map of
eye image contains [7]. In order to increase speed and accuracy
of pupil detection and hence, of iris localization, the edge-map gen-
eration for pupil detection plays a crucial role. The edge-map of eye
image should have false edge as less as possible for accurate pupil
detection [7]. The hardware implementation of CHT is described in
[11] for iris detection system, but it does not provide the edge-map
generation hardware.
In this paper, we propose an edge-map generation technique for
pupil detection in NIR images and its hardware implementation,
which reduces the false edges in the edge-map drastically, so that
the pupil can be detected accurately and rapidly using a general
CHT algorithm. This edge-map generation technique can be
applied to both constrained and less constrained NIR images
shown in Fig. 2. The less constrained images may have different
types of the noise, such as lighting reflection spots, non-uniform
illumination and obstructions by eyelids, eyelashes and eyebrow
hair etc. [7,10]. These reflections and non-uniform illumination
are caused by the lighting source and its position (angle) respec-
tively while acquiring the images. The proposed technique can be
applied to both close-up images that are captured from very short
distance and the non-close-up images that are captured from a
longer distance [12]. We have used images in this research from
two databases: (1) CASIA Iris-Thousand, version 4.0 (CITHV4);
and (2) CASIA Iris-Lamp, version 3.0 (CILV3). These are NIR image
databases containing less constrained images and are freely avail-
able on internet at [13].
Remainder of this paper is organized as follows. Section 2 dis-
cusses the related work. Section 3 describes the proposed edge-
map generation technique, whereas its hardware implementation
is presented in Section 4. The synthesis and performance results
of the proposed edge-map generation hardware are discussed in
Section 5. Finally, the work is concluded in Section 6.2. Related work
Though the several algorithms for iris localization are available
in the literature, but dedicated hardware for iris localization task isFig. 2. NIR images: (a) constrained image (CASIA
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and it took an execution time of 159 ms, but neither the hardware
architecture design of iris localization nor its accuracy evaluation
was revealed. The authors in [2] used Daugman’s algorithms based
on integro-differential operator (IDO) and active contour models,
for the hardware implementation of iris localization.
In a most recent work, the [11] presents hardware architecture
design and implementation of CHT for real-time iris boundary
detection system, but this work does not include the hardware
implementation of edge-map generation for CHT. This CHT hard-
ware [11] takes 5 ms time in detecting circle in the edge-map of
eye image, which is much faster than IDO based hardware [2] men-
tioned above. The FPGA based implementation of Hough transform
is also described in [14,15], for circle and line detection in images,
but they do not discuss about edge-map generation.
The edge-map generation is not just an edge detection step; it
also requires image preprocessing steps, especially for the iris
localization of less constrained images. For example, in order to
localize irises in noisy CITHV4 images, the [7] proposes an inpaint-
ing technique based on Navier-Stokes equations to remove the
lighting reflection spots and Probable boundary (Pb) edge detec-
tion operator to counter the non-uniform illumination. The com-
monly used techniques that are used in the edge-map generation
for iris localization include thresholding, morphological opera-
tions, canny and Sobel edge detection, image filtering operations,
reflection removal and image quality enhancement etc.
[16,17,6,18,19]. The edge-map generation becomes dominant in
the iris localization algorithms when image-data are non-ideal
having lighting reflections, inconsistent illumination, low contrast,
and heavy obstructions by eyelids, eyelashes and eyebrow hair etc.3. The proposed edge-map generation technique
The two standard edge-map generation techniques for pupil
detection are: (a) thresholding based; and (b) edge detection
based. In the proposed technique, the edge-map for pupil detection
is generated by combining the two edge-maps obtained using (a)
and (b), which improves the accuracy and speed of pupil detection
as illustrated in Fig. 3. This improved performance is obtained due
to reduction of false edges in the edge-map that CHT uses for circleIrisV1); (b) less constrained image (CITHV4).
a novel edge-map generation technique for pupil detection in NIR images,
Fig. 3. Edge-map generation techniques for pupil localization: (a) thresholding based technique resulting in wrong pupil localization; (b) edge detection based technique
resulting in wrong pupil localization; (c) proposed technique that combines the edge-maps of (a) and (b) using logical ANDing, which results in correct pupil localization.
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explained in detail using Fig. 4.
In the proposed technique, the final edge-map for pupil detec-
tion is generated by combining two edge-maps: (1) the edge-
map obtained by applying the edge detection on the intensity
eye image as shown in Fig. 4(c); and (2) the edge-map obtained
by applying intensity thresholding on the eye image to segment
the pupil region followed by the edge detection as shown in
Fig. 4(e). Since both of these edge-maps contain the pupil contour
in common, they are combined in a single edge-map using the
intersection operation (logical ANDing), which minimizes the false
edges due to noise such as eyelids, eyelashes and lighting reflec-
tions etc. significantly as shown in Fig. 4(f). The Fig. 4 shows that
the edge-maps in Fig. 4(c) and (e) contain false edges due to eyelids
and eyelashes, but these false edges are reduced in final edge-map
of eye image in Fig. 4(f) due to intersection operation. This inter-
section operation also removes the false edges due to reflections
and non-uniform illumination. The edge-map in Fig. 4(c) contains
the edges due to reflections, but excludes the edges due to dark
illumination, whereas the edge-map in Fig. 4(e) excludes the effect
of reflections, but contains the edges due to dark illumination.
Therefore, the intersection operation on these two edge-maps
removes the effect of both reflections and dark illumination as
shown in Fig. 4(f). The proposed edge-map in Fig. 4(f) has signifi-
cantly less false edges as compared to Fig. 4(c) or (e).
The input eye image shown in Fig. 4 contains the reflection
spots and non-uniform illumination, but the proposed edge-map
generation technique is also effective and useful for the images
that do not have reflection spots and non-uniform illumination
as it also reduces the false edges due to the eyelids, eyelashes
and eyebrow hair etc. This is illustrated using Illustration 1 and
Illustration 2 in Fig. A1 under Appendix A. The images in Fig. A1
belong to CILV3 database, which contain occlusions by eyelids,
eyelashes and eyebrow hair as main noise.Please cite this article in press as: V. Kumar et al., Hardware implementation of
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are described below.
3.1. Gaussian filtering
The smoothing of the original eye image removes the random
noise and the uneven intensities that may result in unnecessary
false edges in the edge-detected image. It also helps in the image
binarization (image thresholding) step by reducing the false black
pixels in the binary image. The smoothed eye image is shown in
Fig. 4(b). The original eye image is smoothed using a Gaussian filter
[20] (p. 41) of size 3  3 and sigma (r) equal to 1.0. This size and
sigma value is chosen to make the hardware implementation of
Gaussian filter resource-efficient and simple, which is discussed
in Section 4.3.
3.2. Sobel edge detection
The Sobel edge detector without thinning operation is applied
on the smoothed eye image. Two 3  3 Sobel filter masks are used
to find x-derivative and y-derivative components of image gradient
as described in [20] (p. 114). A suitable threshold value is chosen in
the edge detection so that the pupil edges, which are among the
strong edges in the image, are detected and the faint edges, such
as limbic boundary are not detected. The initial value of threshold
was determined by ‘edge ()’ function of MATLAB, which was then
adjusted by simulations of database images and visualization of
edge-detected images in MATLAB. The higher threshold gives
fewer edge pixels and lower threshold gives more edge pixels.
The final value of threshold is chosen after a number of iterations
of simulation and manual inspection of edge-detected images,
and then it remains constant for a given database.
Fig. 4(c) shows the edge-map image after the Sobel operator is
applied on the smoothed eye image. This edge-map image hasa novel edge-map generation technique for pupil detection in NIR images,
Fig. 4. Proposed edge-map generation technique for pupil detection: (a) original iris image (320  240) from CITHV4; (b) Gaussian smoothed iris image (r = 1.0, k = 3); (c)
edge image obtained after applying Sobel edge detector without thinning on (b); (d) binary image after applying intensity thresholding on (b); (e) edge image obtained after
applying Sobel edge detector without thinning on (d); (f) edge-map obtained by intersection (logical ANDing) operation on (c) and (e).
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tion spots, eyelids, eyelashes and eyeglass frames. The characteris-
tic of the non-uniform illumination is that it is not detected when
the edge detection is applied on the intensity eye image as shown
in Fig. 4(c), because of gradual change in intensity values. The Sobel
edge detector without thinning operation is again applied on bin-
ary image of eye image that is obtained after image binarization.
3.3. Binarization
The pupil is the dark region in the iris image. The intensity-
based thresholding [20] (pp. 27–28) is used to segment the pupil
region. The global thresholding with threshold value (T) is applied
on the Gaussian smoothed iris image to get the binarized-image
(binary image) as shown in Fig. 4(d). For an intensity image,
f ðx; yÞ, the resulting binary image, gðx; yÞ is given as:
gðx; yÞ ¼ 1 f ðx; yÞP T
0 f ðx; yÞ < T

ð1Þ
The value of T is determined by finding minimum pixel value
(M) in the smoothed image and adding 40 to M [21]. The pupil is
considered as darkest region in the NIR image and the number,
40 indicates the variation of pixel values inside the pupil.
3.4. Logical ANDing
Logical ANDing performs the intersection operation on binary
images, where corresponding pixels of two images are ANDed to
obtain the new binary image. The intersection operation on binary
images is used to combine the two edge-maps of Fig. 4(c) and (e) to
obtain the final edge-map shown in Fig. 4(f). The final edge-map
contains the edges that are common to both the edge-maps.
4. The proposed edge-map generation hardware
This section presents the hardware implementation of the pro-
posed edge-map generation technique described in previous sec-
tion. The proposed technique (Fig. 4) is suitable for parallelPlease cite this article in press as: V. Kumar et al., Hardware implementation of
Eng. Sci. Tech., Int. J. (2016), http://dx.doi.org/10.1016/j.jestch.2016.11.001implementation in hardware as both the edge-maps in Fig. 4
(c) and (e) can be generated in parallel and then combined using
AND gates to obtain the final edge-map. The hardware architecture
of the proposed technique is discussed below.
4.1. Hardware architecture
The proposed hardware architecture is shown in Fig. 5 for the
edge-map generation technique described in Fig. 4. This architec-
ture reads one pixel of the input image every clock cycle and starts
outputting one pixel per clock cycle of the final edge-map after an
initial latency, thereby giving a throughput of one pixel per clock
cycle. The initial latency is majorly caused by the sliding window
component. This architecture is a parallel and pipelined design.
The pipelining is realized using the sliding windows and the
pipelined registers, and parallelism means the two edge-detected
images are generated in parallel and combined to give a single
edge-map. The sliding windows provide 3  3 pixels (P1,P2,
P3 . . .P9) of image to the Gaussian and Sobel filters. Fig. 5 shows
that the pixels of the input (original) image are processed by pass-
ing through a number of modules, such as sliding window, Gaus-
sian filter, image binarization, Sobel edge detector and finally
through AND gate, to get the final edge-map of the input image.
The various hardware modules used in the proposed architecture
are described next.
4.2. 3  3 sliding window
In window-based filtering [22], a W W window is scanned
through the input image and each possible position of this window
generates an output pixel according to filter function, f as shown in
Fig. 6. The output (filtered) image is obtained by performing some
computations on the pixels within the window. The computations
performed are determined by the type of filter (filter function, f).
Fig. 7 shows the 3  3 pixel window of the input image (I),
whose pixels keep on changing when the window moves through
the entire image starting from top-left and going up to bottom-
right of the image. This image window is called sliding window.a novel edge-map generation technique for pupil detection in NIR images,
Fig. 5. The proposed edge-map generation (hardware) architecture for pupil detection.
Fig. 7. A 3  3 sliding window in window-based image filtering.
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ture shown in Fig. 8, which is called sliding window architecture.
This architecture takes a pixel stream (one pixel per clock cycle)
of the image as input and provides a 3  3 pixel stream (3  3 pix-
els per clock cycle) as output, after an initial delay that is roughly
equal to the time required to fill the line buffers (as described
later). The output, 3  3 pixel (P1,P2,P3 . . .P9) stream is used in
calculations with the 3  3 filter mask (kernel) of a particular filter-
ing operation. This will have the effect of sliding a 3  3 kernel
window in raster scan over the image. The sliding window archi-
tecture has a single input line and nine output lines.
The architecture uses two line buffers, which are essentially
two FIFO (First in, First out) register sets, and nine 8-bit registers.
The length of each line buffer is equal to W-3 for an image width,
W. The line buffer is implemented using a dual port block RAM
(BRAM) of FPGA, where a pixel is read from and another pixel is
written into the BRAM simultaneously at every clock cycle to use
it as a FIFO. The read and write addresses of the BRAM are incre-
mented at every clock cycle and they reset to zero when the full
length of line buffer is reached. The read address always advances
the write address by one. This architecture provides an initial delay
of 2 W + 3 clock cycles before it gives the first valid 3  3 pixel set
as output, but after that it gives 3  3 pixel set at every clock cycle.Fig. 6. Window filter. The shaded pixels represent the input window located at P5 that
Each possible window position in the input image generates the corresponding pixel va
Please cite this article in press as: V. Kumar et al., Hardware implementation of
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The 3  3 filter mask or kernel (k) for Gaussian image filtering
[20] (p. 21) is shown in Eq. (2). The Eq. (3) performs convolution
of k with the input image (I), which gives the smoothed image
(IG). The elements of k are multiplied with corresponding pixels
of image window to get the weighted sum as per Eq. (4). The hard-
ware architecture of Gaussian filter module implements the Eq. (4)
as shown in Fig. 9. Apart from the adders, the architecture uses the
shifters to carry out multiplication and division operations and
shifting by more than one bit is obtained in a single clock cycle.
The pipelined registers are introduced in the architecture to get
the throughput of one output pixel per clock cycle. The input pixel
values (P1,P2,P3 . . .P9) change every clock cycle that are provided
by sliding window architecture as discussed before (Figs. 7 and 8).produces the filtered value, P50 for the corresponding location in the output image.
lue in the output image.
a novel edge-map generation technique for pupil detection in NIR images,
Fig. 8. 3  3 sliding window architecture.
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16
1 2 1
2 4 2
1 2 1
2
64
3
75 ð2Þ
IG ¼ k  I ð3Þ
P50 ¼ ðP1þ 2  P2þ P3þ 2  P4þ 4  P5þ 2  P6þ P7þ 2
 P8þ P9Þ=16 ð4Þ
4.4. Sobel edge detector
The Sobel edge detector [20] (p. 114) utilizes two 3  3 gradient
filter masks (Sobel kernels), which are convolved with the input
image (I) to compute x-derivative and y-derivative of the image
gradients, that is Gx and Gy using Eqs. (5) and (6) respectively.
Gx ¼
1 0 1
2 0 2
1 0 1
2
64
3
75  I ð5Þ
Gy ¼
1 2 1
0 0 0
1 2 1
2
64
3
75  I ð6Þ
The local edge strength is defined as the gradient magnitude
(GM) and it is computed using Eq. (7). It is expensive to design a
hardware that will compute square and square root operations
for every pixel. Thus, it is suitable to approximate the operations
by absolute values [14] as shown in Eq. (8).Fig. 9. Gaussian filt
Please cite this article in press as: V. Kumar et al., Hardware implementation of
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ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
G2x þ G2y
q
ð7Þ
GM ¼ jGxj þ jGyj ð8Þ
Gx ¼ P3þ 2  P6þ P9 P1 2  P4 P7 ð9Þ
Gy ¼ P7þ 2  P8þ P9 P1 2  P2 P3 ð10Þ
The Sobel edge detection architecture is shown in Fig. 10, which
computes image gradient components, Gx and Gy as per Eqs. (9) and
(10). These equations are obtained using image window and the
Sobel kernels, where P1,P2,P3 . . ..P9 are pixels of image window
and these pixels change as the window slides over the entire image
as discussed previously (Figs. 7 and 8). The Fig. 10 computes Gx and
Gy in parallel and uses the pipelined registers to achieve through-
put of one output pixel per clock cycle. After computing GM using
Eq. (8), the edge pixel is chosen based on a threshold value as
shown in Fig. 10. The architecture involves addition, subtraction
and multiplication operations. The multiplication is performed by
left shift operation.
4.5. Image binarization
The image binarization has been described previously in Sec-
tion 3.3. For hardware implementation of image binarization, Eq.
(11) is used. The binary image, gðx; yÞ is obtained from the intensity
image, f ðx; yÞ using a threshold value (T).
gðx; yÞ ¼ 255 f ðx; yÞP T
0 f ðx; yÞ < T

ð11Þer architecture.
a novel edge-map generation technique for pupil detection in NIR images,
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rization is shown in Fig. 11, which implements Eq. (11).5. Results and discussion
5.1. FPGA implementation results
The edge-map generation architecture for pupil detection
(Fig. 5) was implemented with the Verilog Hardware Description
Language to target Xilinx’s 7 series FPGA, Zynq xc7z020-1clg484
and the edge-map generation hardware was tested on Zedboard.
Table 1 shows the synthesis results of the complete architecture
presented in Fig. 5. The overall frequency obtained is
276.625 MHz. The total number of block RAMs is 3, which were
used to realize line buffers of sliding window architecture.
5.2. Performance results
5.2.1. Accuracy test of the proposed Edge-Map generation hardware
For testing edge-map generation hardware on FPGA, the ‘Xil-
inx’s system generator (XSG) for DSP’ tool of VIVADO v2014.4
was used. A Simulink model was created, which uses Simulink
blocksets for reading image files from computer’s hard disk and
saving the output image into MATLAB’s workspace. A snapshot of
Simulink model that was used for testing the images on ZedBoard
(Zynq FPGA board) is shown in Fig. 12.Fig. 10. Sobel edge dete
Please cite this article in press as: V. Kumar et al., Hardware implementation of
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of the proposed edge-map generation technique are shown in
Fig. 13. The edge-map generation technique described in Fig. 4
was implemented in MATLAB. Fig. 13 shows that edge-map
obtained from hardware implementation on FPGA exactly matches
the edge-map obtained using MATLAB implementation. Therefore,
the proposed hardware implementation is 100% accurate.5.2.2. Processing time of the proposed edge-map generation hardware
The processing time of edge-map generation hardware was
determined by counting the total number of clock cycles taken in
completing the task of edge-map generation. The clock cycle
latency of edge-map generation architecture and the latencies of
its modules are given in Table 2.
The total number of clock cycles taken to generate the edge-
map of an image of size 320  240 pixels is given in Table 3. The
processing time is 390.46 ls with a clock of 200 MHz, which was
obtained by multiplying total number of clock cycles with clock
period as shown in Table 3.
In order to compare the proposed hardware implementation
with software implementation, the algorithm was also imple-
mented in C++. The compiled machine code of this algorithm takes
CPU time of 80.47 ms while running on Intel’s i5 processor. The
proposed dedicated hardware of edge-map generation achieves a
speed-up of 206 over software implementation as shown in
Table 3.ction architecture.
a novel edge-map generation technique for pupil detection in NIR images,
Fig. 11. Image binarization hardware.
Table 1
Synthesis results of the proposed edge-map generation hardware architecture (for
320  240 pixel image).
Device utilization summary
logic utilization Used Available Utilization (%)
Number of Slice Registers 396 106400 0.37
Number of Slice LUTs 462 53200 0.86
Number of fully used LUT-FF pairs 315 543 58
Number of Block RAM 3 140 2
Maximum frequency, fmax = 276.625 MHz
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In our work, we also implemented the CHT algorithm [23] to
find the pupil circle radius and the pupil position in the edge-
map of eye image. The input to the CHT algorithm is a range of
radii, i.e. minimum and maximum radius of the pupil circle (rmin
& rmax). At every edge-point (xc,yc), which is the white pixel in
the edge-map, the virtual circles are drawn with different radii
using the Eq. (12) below.
x ¼ xc þ r  cos h
y ¼ yc þ r  sin h

ð12Þ
The points (x,y) generated using the Eq. (12) lie on the circle’s
periphery. A 2-dimensional (2D) accumulator array of size same
as the image is created and initialized to zero. The cells’ values in
the accumulator array are incremented by one every time a circleFig. 12. Set-up to test the edge-map generatio
Please cite this article in press as: V. Kumar et al., Hardware implementation of
Eng. Sci. Tech., Int. J. (2016), http://dx.doi.org/10.1016/j.jestch.2016.11.001passes through them. The peak in the accumulator array is deter-
mined for every radius. The maximum among all the peaks gives
the radius and center of the pupil circle.
The CHT was applied on the edge-maps of eye images (Fig. 4(f))
generated by the proposed technique to find pupil detection
accuracy. Sample of pupil localized images using the proposed
edge-map generation technique are shown in Fig. 14. In order to
compare the proposed edge-map generation technique (Fig. 4)
with the standard techniques, the CHT was also applied on the
edge-maps generated by two techniques: (1) edge detection based
technique (Fig. 4(c)); and (2) thresholding based technique (Fig. 4
(e)). The edge detection based standard technique is known as
Wildes’ approach [18] and thresholding based technique is given
in [19].
The following two datasets were used in the experiments to
find accuracy and time cost of pupil detection.
1. CITHV4: First 1000 images of this database were taken.
2. CILV3: A total 811 images were chosen from this database
selecting first left and first right eye image of each subject.
The pupil detection methods in Table 4 are implemented in
MATLAB (version 8.4) installed on a computer with Intel i5 CPU
@2.40 GHz, 8 GB RAM and Windows 7 operating system. Table 4
shows the accuracy and average time cost of pupil detection for
different edge-map generation techniques using the CHT algo-
rithm. The MATLAB’s timer functions ‘tic’ and ‘toc’ were used to
find the execution time of MATLAB code.n hardware for pupil detection on FPGA.
a novel edge-map generation technique for pupil detection in NIR images,
Fig. 14. Sample of pupil localized images using the proposed edge-map gen
Fig. 13. Accuracy-test of the proposed edge-map generation hardware for pupil detection: (a) test image; (b) edge-map generated using the edge-map generation hardware
executing on FPGA; (c) Edge-map generated using equivalent MATLAB code of edge-map generation hardware; (d) difference image of (b) and (c). The images (320  240) are
taken from CITHV4 and CILV3 database.
Table 2
Clock cycle latency of the proposed edge-map generation hardware.
Module Clock cycle latency
3  3 sliding window (for 320  240 image, W = 320) 643 (=2 W + 3)
Gaussian filter 2
Sobel edge detector 4
Image binarization 1
Complete architecture 643  2 + 7 = 1293
Table 3
Processing time per image of the proposed edge-map generation hardware.
Image size Total number of
clock cycles
Hardware@200
MHz
Software
execution time
Speed-
up
320  240
pixels
1293þ 320  240 390.46 ls 80.47 ms 206
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Eng. Sci. Tech., Int. J. (2016), http://dx.doi.org/10.1016/j.jestch.2016.11.001Table 4 shows that the proposed edge-map generation tech-
nique results in improved pupil detection accuracy and time per-
formance due to reduction of false edges in the edge-maps of eye
images.
Limitations: The proposed method may fail mainly due to the
presence of reflections in the pupil region, because false edges cor-
responding to these reflections are appearing in the final edge-
map. In order to improve the accuracy further of the proposed
method, reflections must be removed prior to intersection opera-
tion in either of the two intermediate edge-maps, which would
be our future work. The proposed method works accurately with
NIR images, but it will not work accurately for VW images, because
thresholding fails to segment pupil in VW images. In this situation,
edge detection based edge-map generation would work better
than the proposed method.eration technique (the images belong to CITHV4 and CILV3 databases).
a novel edge-map generation technique for pupil detection in NIR images,
Table 4
Comparison of edge-map generation techniques for pupil detection.
Edge-map generation technique Pupil detection (Edge-map generation plus CHT)
CITHV4* CILV3*
Accuracy (%) Time per image (sec) Accuracy (%) Time per mage (sec)
Edge detection based (Wildes [18]) 96.00 2.10 87.91 3.13
Thresholding based (Bendale et al. [19]) 94.30 1.83 86.68 1.95
Proposed 99.10 1.08 97.78 0.92
* Image size = 320  240 pixels.
Fig. A1. Proposed edge-map generation technique for pupil detection. The images in Illustration 1 and Illustration 2 are: (a) original iris image (320  240) from CILV3; (b)
Gaussian smoothed iris image (r = 1.0, k = 3); (c) edge image obtained after applying Sobel edge detector without thinning on (b); (d) binary image after applying intensity
thresholding on (b); (e) edge image obtained after applying Sobel edge detector without thinning on (d); (f) edge-map obtained by intersection (logical ANDing) operation on
(c) and (e).
10 V. Kumar et al. / Engineering Science and Technology, an International Journal xxx (2016) xxx–xxx6. Conclusion
In this paper, an edge-map generation technique for pupil detec-
tion in NIR images and its hardware implementation have been pre-
sented. The proposed edge-map generation technique not only
reduces the false edges due to eyelids, eyelashes, eyeglasses andPlease cite this article in press as: V. Kumar et al., Hardware implementation of
Eng. Sci. Tech., Int. J. (2016), http://dx.doi.org/10.1016/j.jestch.2016.11.001eyebrow hair, but also eliminates the false edges due to reflections
and dark illumination caused by the lighting sourcewhile capturing
the image. The proposed edge-map generation hardware, after a
small initial latency, produces the output pixels at a rate of one
pixel per clock cycle while the input image pixels are also coming
at the same rate of one pixel per clock cycle. The edge-mapa novel edge-map generation technique for pupil detection in NIR images,
V. Kumar et al. / Engineering Science and Technology, an International Journal xxx (2016) xxx–xxx 11generation hardware takes 390 ls to generate the edge-map for an
input image of size 320  240 pixels, when it is clocked at 200 MHz.
The edge-maps generated using the proposed edge-map generation
hardware and its equivalent MATLAB implementation do have
100% matching. The work presented in this paper can be used in
the development of iris localization systems to meet real-time per-
formance in embedded systems for iris recognition.
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